

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

**DECLARATION OF PROFESSOR MICHEL DUBOIS REGARDING
CLAIM CONSTRUCTION FOR U.S. PATENT NO. 5,749,095**

1 I, Michel Dubois, hereby declare:

2 The statements contained in this Declaration are true and correct. If called as a
3 witness, I would testify thereto under oath.

4 I have been retained by Plaintiff and Counterclaim Defendant NetApp, Inc. to
5 offer opinions regarding certain claim terms in U.S. Patent No. 5,749,095 ("'095 Patent").

6 **I.**

7 **QUALIFICATIONS**

8 I have been a Research Engineer at the Central Research Laboratory of Thomson-
9 CSF in France, and I am currently Professor of Computer Engineering at the University of
10 Southern California, a position I have held for 24 years. I am an IEEE Fellow and an ACM
11 Fellow. My additional qualifications to render an expert opinion in the matter are set forth in my
12 Curriculum Vitae, which is attached as Exhibit A. My C.V. also includes a list of all publications
13 authored in the last 28 years.

14 **II.**

15 **STATEMENT OF OPINIONS – '095 PATENT**

16 A summary of my opinions regarding certain claim terms in the '095 patent is set
17 forth below. I reserve the right to modify or supplement my opinions as appropriate.

18 **A. ORDINARY SKILL IN THE ART**

19 One of ordinary skill in the art relevant to the '095 patent in 1996 would generally
20 have the following education and experience: a bachelor's or master's degree in Electrical
21 Engineering or Computer Science, or equivalent experience, and several years experience in
22 working with multiprocessing computer systems.

23 My opinion is based upon my personal knowledge and experience and my
24 consideration of the following factors: (1) the levels of education and experience of persons of
25 skill working in the field; (2) the types of problems encountered in the art; (3) the prior art patents
26 and publications; (4) the activities of others; (5) prior art solutions to the problems encountered by

1 the inventor; (6) the sophistication of the technology; and (7) the rapidity with which innovations
2 are made.

3 **B. BACKGROUND**

4 One of ordinary skill in the art reading the '095 patent in 1999 would have
5 understood that it is directed generally to a technique for improving the performance of a
6 multiprocessing computer system by providing a mechanism for carrying out special "fast write"
7 operations that the processor can complete more quickly than traditional write operations.
8 Notably, the alleged invention of the '095 patent is directed to the use of such "fast write"
9 operations in *multiprocessing* systems, where issues of "coherency" can arise.

10 These "coherency" issues can be connected to the fact that multiprocessing
11 systems may maintain multiple copies of a single piece of shared data – one copy for each
12 processor, for example. More specifically, each processor in a multiprocessing system typically
13 has associated with it a small memory (a "cache"), which the processor can access rapidly and
14 can use to store frequently needed data. A processor can see data in its own cache, but not the
15 data in the caches of other processors. To illustrate this coherency problem, consider a situation
16 where more than one cache is holding the same piece of data. In this situation, a problem may
17 arise if one processor should choose to modify the copy of the data it is holding in its cache.
18 Indeed, should a processor modify a copy of data only in its own cache, then different processors
19 may no longer have a uniform view of the data: the processor that has modified the data will view
20 the data as having the new value, while the processors that have not modified the data will view
21 the data as having the old value. To remedy this "coherency" problem, coherency activity must
22 be carried out. Specifically, the processor modifying the data must do one of two things. It must
23 either (1) inform the other processors that the copy of the data they are holding is invalid, or (2)
24 provide an updated copy of the data to the other processors.

25 The '095 patent claims special "fast write" operations that may, for instance, be
26 completed "with respect to a processor" prior to the completion of "coherency operations."
27 Representative Claim 11, for instance, includes the following limitations:

28

1 wherein said system interface is configured to complete said write operation with
 2 respect to said processor prior to completing said coherency operation if said write
 3 operation includes a specific predefined encoding, and wherein said system
 4 interface is further configured to inhibit completion of said write operation with
 5 respect to said processor until completion of said coherency operation if said write
 6 operation includes a different encoding

7 Recognizing that under certain circumstances, write operations can be “completed with respect to
 8 a processor” prior to the completion of coherency operations without resulting in incorrect
 9 program execution, a computer programmer may choose to utilize the specially encoded “fast
 10 write” operations to obtain a performance advantage.

11 As the patent explains, the “present invention” contemplates a “system interface”
 12 that carries out a number of core functions pertinent to the execution of write operations,
 13 including (1) receiving a write operation, (2) performing coherency operations in response to a
 14 write operation, (3) completing “fast write” operations with respect to a processor, and (4)
 15 inhibiting the completion of traditional write operations pending the completion of coherency
 16 activity. *See* '095 patent at 5:53-65. The specification explains how the “system interface” is
 17 used for carrying out write operations as follows. First, a “system interface” detects a “fast write”
 18 operation by its special encoding. *See id.* at 27:15-16. Upon detecting the “fast write” operation,
 19 the “system interface” declines to assert a special signal, called the “ignore signal,” which is
 20 normally asserted to inhibit further processing of the operation pending the completion of
 21 coherency activity. *See id.* at 12:26-43. Instead, the write data is immediately transferred from
 22 the initiating processor to a storage queue within the “system interface” prior to the completion of
 23 the requisite coherency activity. *See id.* at 27:16-25. As a result, the specification explains, the
 24 write operation may “appear to the issuing processor 16 to complete” or, put another way, be
 25 “completed in the local node.” *See id.* at 27:25-28; *id.* at 27:40-47.

26 In addition, the specification explains the special feature of the “system interface”
 27 that allows this type of “completion” to yield tangible performance benefits. Specifically, as
 28 compared to a storage buffer on a processor itself, the “system interface” storage queue is much
 29 larger. *See id.* at 29:21-55. Thus, rather than storing a small number of transactions in the
 30 processor pending the completion of “coherency operations,” which may impede subsequent

1 operations that require the same processor resources, a large number of transactions can be stored
 2 in the off-processor “system interface.” *See id.* According to the patent, this process has the
 3 benefit that “[p]rocessor resources are freed more rapidly than if the coherency state is acquired
 4 prior to receiving the data from the processor.” *Id.* at 27:29-31; *see also id.* at 30:63-31:13
 5 (explaining that when the “ignore signal” is not asserted, data is transferred on the bus connected
 6 to the “system interface” so that “processor 16 resources used to store and perform the fast write
 7 stream transaction are freed rapidly, allowing the resources to be used for subsequent transactions
 8 . . .”).

9 **C. THE DISPUTED TERMS**

10 **1. “Completing [a] Write Operation Within [a] Local Processing Node” /**
 11 **Completing [a] Write Operation With Respect to [a] Processor (Claims**
1, 11, and 17)¹

12 One of ordinary skill in the art at the time the ’095 patent’s application was filed in
 13 1996 would have understood that the claim terms “completing a write operation with respect to
 14 said processor” or “completing a write operation within said local processing node” in the claims
 15 of the ’095 patent means “transferring the write data from an initiating processor to a system
 16 interface.” In both cases the word “said” is used to make clear that the processor being referred to
 17 is the processor issuing the write.

18 **BASIS AND REASONS:**

19 The issue posed by these terms is what the specific “finish line” is for a write
 20 operation to be considered “complete” “with respect to said processor” or “within said local
 21 processing node.” The specification explains what this “finish line” is and how it corresponds to
 22 the transfer of write data to the “system interface.” As a first example of the specification
 23 explaining this to be the case, consider Col. 27:15-64, which steps through the process of carrying
 24 out the “fast write” operations to which the claims are directed. There the specification explains
 25

26 ¹ References to claim numbers in this declaration are intended as reference aids, but do not limit
 27 the scope of my opinions. To the extent the terms defined in this report are found in claims other
 than those listed, the same terms in all claims share the same definition unless otherwise noted.

28

1 that the “system interface” first recognizes such operations as special operations. *See id.* at 27:15-
 2 16. Then, the passage explains that the next step is the transfer of the write data to the “system
 3 interface”:

4 Instead of first acquiring a coherency state for the affected coherency unit
 5 consistent with performing a write operation and then subsequently transferring
 6 the data from the initiating processor, *system interface 24 allows transfer of the*
data to system interface 24 prior to completing the requisite coherency operation.

7 *Id.* at 27:16-23. In other words, in contrast to other write operations, “fast write” operations allow
 8 for the transfer of data to the “system interface” prior to the completion of the “requisite
 9 coherency operation.” The specification goes on to explain how this corresponds to the recited
 10 “completing”:

11 The write operation . . . may thereby *appear to the issuing processor to be*
complete before the obtaining of the write permission. . . .”

12 *Id.* at 27:25-27. In clarifying this, the specification further explains as follows:

13 [T]he “fast write” write operation is effectively completed outside of the global
 14 ordering of computer system 10 since *the operation is completed in the local node*
prior to acquiring a coherency state consistent with performing a write operation.

15 *Id.* at 27:43-47. Thus, the specification equates completion “with respect to said processor” and
 16 completion “within said local processing node” to the transfer of the write data to the “system
 17 interface.”

18 The specification explains how this transfer provides specific benefits.
 19 Specifically, the specification explains that “[p]rocessor resources are freed more rapidly than if
 20 the coherency state is acquired prior to receiving the data from the processor.” *Id.* at 27:29-31.
 21 These benefits are set forth repeatedly in the specification. For instance, the specification
 22 explains that “[p]rocessor resources are freed upon transmission of the write operation and
 23 corresponding data to the system interface, before an appropriate coherency state is acquired by
 24 the node containing the processor.” *See id.* at 31:36-53. Likewise, the specification explains that
 25 “transfer of the data from the initiating processor, [frees] local node resources more quickly than
 26 if the same NUMA write transaction were performed using a non-fast write encoding.” *See id.* at
 27 28:15-33. Accordingly, it appears that the benefits of the alleged invention of the ’095 patent are
 28 directly connected to the rapid transfer of data to the “system interface.” As yet another example,

1 the specification explains that the transfer of data upon the data bus connected to the system
 2 interface results in “processor 16 resources used to store and perform the fast write stream
 3 transaction [being] freed rapidly, allowing the resources to be used for subsequent transactions
 4 such as another write stream operation.” *Id.* at 30:63-31:13; *see also id.* at Fig. 2 (depicting the
 5 referred to data bus as being connected to the system interface). As one of skill in the art, I
 6 believe it makes sense to understand the claims in terms of the mechanism that actually provides
 7 the benefits of the invention.

8 The specification confirms my understanding. In addition to the instance
 9 described above, other portions of the specification also describe “completion” in terms of
 10 transfer to the “system interface.” For instance, the specification explicitly explains what it
 11 means to “complete a write operation with respect to a processor” as follows: “During step 322,
 12 the data is received and stored by system interface 24. *The write operation is thereby complete*
 13 *with respect to the initiating processor 16.*” *Id.* at 28:46-52.

14 As yet another example, the Abstract explains that upon detecting a fast write
 15 operation, “the data is transferred to the system interface from the processor” and that the
 16 “coherency activity employed to acquire the proper coherency state is initiated subsequent to or in
 17 parallel with the receipt of data from the processor.” *Id.* at Abstract. The Abstract goes on to
 18 explain that, as a result, the “fast write operations are *performed* prior to acquiring write
 19 permission to the coherency unit.” *Id.* at Abstract; *see also id.* at 5:17-18 (offering a nearly
 20 identical description). In offering a similar description later in the specification, the ’095 patent
 21 explains that this results in the processor being freed up to perform other tasks. *Id.* at 5:7-16.
 22 Stating that the write operations are “performed,” and connecting this to the benefits of the
 23 invention, these descriptions again demonstrate that the relevant “completion” in the ’095 patent
 24 corresponds to the transfer of the write data to the “system interface.”

25 Interestingly, the specification also describes special characteristics of the system
 26 interface, and again connects its use to completion of a write operation. According to the patent,
 27 the “system interface” is “much larger than the buffers included within processors,” including a
 28

1 larger number of storage locations in a “data queue.” The specification explains that “[d]ue to the
 2 larger number of storage locations . . . a large number of fast write stream operations may be
 3 queued therein. *Id.* at 29:45-52. As a result, the patent explains, “*the fast write stream*
 4 *transactions are completed from processors 16 . . . [and] processors 16 may continue with other*
 5 *operations while system interface 24 completes the write stream operations.*” *Id.* at 29:45-52.
 6 Having specifically described the special nature of the “system interface” and the benefits that are
 7 derived from its use, the patent indicates that any invention in the ’095 patent resides within the
 8 special “system interface.” Indeed, this passage again specifically equates write operations being
 9 “completed from processors,” which is the subject of the claims to the transfer of write data to the
 10 “system interface.”

11 Although I am informed that Sun’s primary position is that these terms are “clear
 12 on their face,” these phrases simply do not have a well understood meaning in the art. The word
 13 “complete,” for instance, is a generic term with no agreed upon definition and should thus be
 14 defined within the context of the patent. To the extent Sun suggests a definition for the key claim
 15 terms that use this word, Sun fails to pin-point the actual step in the execution of a write operation
 16 when the write is “complete with respect to said local processing node” or “complete with respect
 17 to said processor.” Instead, Sun’s definitions simply describe the way a write operation should be
 18 treated during its lifetime in the system. It is obvious that during its lifetime the write must return
 19 its value to dependent reads and that it “is or will be coherent” at one point. But, this still fails to
 20 bring any clarity to the meaning of the terms “completing a write operation with respect to said
 21 processor” or “completing a write operation within said local processing node.”

22 Sun fails to afford key portions of the claim terms adequate meaning, if any
 23 meaning at all. The claims do not simply include the term “completing a write operation.”
 24 Rather, they include the more detailed terms “completing a write operation with respect to said
 25 processor” and “completing a write operation within said local processing node.” For the term
 26 “completing a write operation within a local processing node,” Sun’s construction repeats the
 27 language “within a local processing node,” thus failing to explain or delve into the meaning of
 28

1 this portion of the claim term. Similarly, for the claim term “completing a write operation with
2 respect to said processor,” Sun simply substitutes the phrase “with respect to a processor” with
3 the phrase “by a processor,” which, in my opinion, again fails to adequately set forth the meaning
4 of the full claim term.

5 I conclude that one of ordinary skill in the art would understand that “completing a
6 write operation with respect to said processor” or “completing a write operation within said local
7 processing node” as used in the claims of the ’095 patent means “transferring the write data from
8 an initiating processor to a system interface.”

9 **III.**

10 **MATERIALS REVIEWED**

11 A list of the materials that I reviewed in preparing this report is attached as Exhibit
12 B.

13 **IV.**

14 **COMPENSATION**


15 My compensation for consulting on this matter is \$350 per hour. My
16 compensation does not depend on the outcome of this dispute.

17 **V.**

18 **PREVIOUS TESTIMONY**

19 I have not previously offered deposition or trial testimony.

20
21 I declare under penalty of perjury under the laws of the United States of America
22 and the State of California that the foregoing is true and correct.

A handwritten signature in black ink, appearing to read "Michel Dubois", is written over a horizontal line. The signature is fluid and cursive, with a large, stylized 'M' at the beginning.